UML modeling and formal verification of control/data driven Embedded Systems

dc.contributor.authorBoutekkouk, Fateh
dc.contributor.authorBenmohammed, Mohamed
dc.date.accessioned2022-04-27T04:09:55Z
dc.date.available2022-04-27T04:09:55Z
dc.date.issued2009
dc.description.abstractIn this paper, we present our approach for UML based modeling of control/data driven Embedded Systems. In our case application is presented as a network of hierarchic data driven and control driven tasks that communicate via abstract channels. Hardware platform is modeled as UML structure diagram. Mapping of application on hardware platform is modeled through UML constraints. From UML models, a Maude specification is generated. We use this formal specification to formally validate system functionality against some undesirable properties and to estimate system power consumption at a high level of abstraction.ar
dc.identifier.isbn978-0-7695-3702-3
dc.identifier.urihttp://hdl.handle.net/123456789/12982
dc.language.isoenar
dc.publisherIEEEar
dc.subjectUMLar
dc.subjectEmbedded systemsar
dc.subjectRewriting logicar
dc.subjectMaudear
dc.subjectPower Consumptionar
dc.subjectPower consumptionar
dc.subjectFormal verificationar
dc.titleUML modeling and formal verification of control/data driven Embedded Systemsar
dc.typeArticlear
Files
Original bundle
Now showing 1 - 1 of 1
No Thumbnail Available
Name:
uml-modeling-and-formal-verification-1.pdf
Size:
355.63 KB
Format:
Adobe Portable Document Format
Description:
License bundle
Now showing 1 - 1 of 1
No Thumbnail Available
Name:
license.txt
Size:
1.71 KB
Format:
Item-specific license agreed upon to submission
Description: